Home
last modified time | relevance | path

Searched refs:num_cs (Results 1 – 25 of 37) sorted by relevance

12

/openbmc/u-boot/drivers/memory/
H A Dti-aemif.c68 void aemif_init(int num_cs, struct aemif_config *config) in aemif_init() argument
72 if (num_cs > AEMIF_NUM_CS) { in aemif_init()
73 num_cs = AEMIF_NUM_CS; in aemif_init()
77 for (cs = 0; cs < num_cs; cs++) in aemif_init()
/openbmc/qemu/hw/ssi/
H A Dsifive_spi.c82 for (i = 0; i < s->num_cs; i++) { in sifive_spi_update_cs()
116 s->regs[R_CSDEF] = (1 << s->num_cs) - 1; in sifive_spi_reset()
232 if (value >= s->num_cs) { in sifive_spi_write()
242 if (value >= (1 << s->num_cs)) { in sifive_spi_write()
318 s->cs_lines = g_new0(qemu_irq, s->num_cs); in sifive_spi_realize()
319 for (i = 0; i < s->num_cs; i++) { in sifive_spi_realize()
332 DEFINE_PROP_UINT32("num-cs", SiFiveSPIState, num_cs, 1),
H A Dxilinx_spi.c94 uint8_t num_cs; member
125 for (i = 0; i < s->num_cs; ++i) { in xlx_spi_update_cs()
349 s->cs_lines = g_new0(qemu_irq, s->num_cs); in xilinx_spi_realize()
350 for (i = 0; i < s->num_cs; ++i) { in xilinx_spi_realize()
379 DEFINE_PROP_UINT8("num-ss-bits", XilinxSPI, num_cs, 1),
H A Dibex_spi_host.c401 if (val32 >= s->num_cs) { in ibex_spi_host_write()
564 DEFINE_PROP_UINT32("num_cs", IbexSPIHostState, num_cs, 1),
574 num_cs, 0, vmstate_info_uint32, uint32_t),
595 s->cs_lines = g_new0(qemu_irq, s->num_cs); in ibex_spi_host_realize()
597 for (i = 0; i < s->num_cs; ++i) { in ibex_spi_host_realize()
602 s->config_opts = g_new0(uint32_t, s->num_cs); in ibex_spi_host_realize()
H A Dxlnx-versal-ospi.c547 for (cs = 0; cs < s->num_cs; cs++) { in ospi_ahb_decoder_cs()
554 if (cs == s->num_cs) { in ospi_ahb_decoder_cs()
568 for (int i = 0; i < s->num_cs; i++) { in ospi_ahb_decoder_enable_cs()
606 for (i = 0; i < s->num_cs; i++) { in ospi_update_cs_lines()
626 for (i = 0; i < s->num_cs; i++) { in ospi_disable_cs()
1065 while (cs < s->num_cs && block >= flash_blocks(s, cs)) { in ospi_block_address()
1740 s->num_cs = 4; in xlnx_versal_ospi_realize()
1742 s->cs_lines = g_new0(qemu_irq, s->num_cs); in xlnx_versal_ospi_realize()
1743 for (int i = 0; i < s->num_cs; ++i) { in xlnx_versal_ospi_realize()
H A Dxilinx_spips.c226 for (i = 0; i < s->num_cs * s->num_busses; i++) { in xilinx_spips_update_cs()
238 if (!(field & ((1 << (s->num_cs * s->num_busses)) - 1))) { in xilinx_spips_update_cs()
1297 s->cs_lines = g_new0(qemu_irq, s->num_cs * s->num_busses); in xilinx_spips_realize()
1298 s->cs_lines_state = g_new0(bool, s->num_cs * s->num_busses); in xilinx_spips_realize()
1301 for (i = 0; i < s->num_cs * s->num_busses; ++i) { in xilinx_spips_realize()
1324 s->num_cs = 2; in xilinx_qspips_realize()
1429 DEFINE_PROP_UINT8("num-ss-bits", XilinxSPIPS, num_cs, 4),
/openbmc/u-boot/drivers/spi/
H A Ddavinci_spi.c128 u8 num_cs; /* total no. of CS available */ member
494 if (slave_plat->cs >= ds->num_cs) { in davinci_spi_claim_bus()
519 if (slave->cs >= ds->num_cs) { in davinci_spi_xfer()
541 ds->num_cs = plat->num_cs; in davinci_spi_probe()
557 plat->num_cs = fdtdec_get_int(gd->fdt_blob, dev_of_offset(bus), "num-cs", 4); in davinci_ofdata_to_platadata()
H A Dbcm63xx_hsspi.c99 uint8_t num_cs; member
109 if (cs >= priv->num_cs) { in bcm63xx_hsspi_cs_info()
319 if (plat->cs >= priv->num_cs) { in bcm63xx_hsspi_child_pre_probe()
344 priv->num_cs = dev_read_u32_default(dev, "num-cs", 8); in bcm63xx_hsspi_probe()
H A Dbcm63xx_spi.c111 uint8_t num_cs; member
131 if (cs >= priv->num_cs) { in bcm63xx_spi_cs_info()
355 if (plat->cs >= priv->num_cs) { in bcm63xx_spi_child_pre_probe()
381 priv->num_cs = dev_read_u32_default(dev, "num-cs", 8); in bcm63xx_spi_probe()
H A Datcspi200_spi.c82 u8 num_cs; member
316 if (slave_plat->cs >= ns->num_cs) { in atcspi200_spi_claim_bus()
387 ns->num_cs = fdtdec_get_int(blob, node, "num-cs", 4); in atcspi200_ofdata_to_platadata()
H A Dti_qspi.c106 u32 num_cs;
501 if (slave_plat->cs > priv->num_cs) { in ti_qspi_claim_bus()
536 if (slave->cs > priv->num_cs) { in ti_qspi_xfer()
609 priv->num_cs = fdtdec_get_int(blob, node, "num-cs", 4); in ti_qspi_ofdata_to_platdata()
/openbmc/u-boot/include/dm/platform_data/
H A Dspi_davinci.h12 u8 num_cs; /* total no. of CS available */ member
/openbmc/u-boot/arch/arm/include/asm/ti-common/
H A Dti-aemif.h36 void aemif_init(int num_cs, struct aemif_config *config);
/openbmc/qemu/include/hw/ssi/
H A Dsifive_spi.h39 uint32_t num_cs; member
H A Dxlnx-versal-ospi.h82 uint8_t num_cs; member
H A Dibex_spi_host.h84 uint32_t num_cs; member
H A Dxilinx_spips.h68 uint8_t num_cs; member
/openbmc/u-boot/drivers/mtd/nand/raw/
H A Dpxa3xx_nand.h50 int num_cs; member
/openbmc/u-boot/drivers/ddr/marvell/axp/
H A Dxor.c34 for (ui = 0; ui < (dram_info->num_cs + 1); ui++) { in mv_sys_xor_init()
45 reg_write(XOR_BASE_ADDR_REG(0, dram_info->num_cs), base); in mv_sys_xor_init()
47 reg_write(XOR_SIZE_MASK_REG(0, dram_info->num_cs), 0x03FF0000); in mv_sys_xor_init()
H A Dddr3_hw_training.c93 dram_info.num_cs = ddr3_get_cs_num_from_reg(); in ddr3_hw_training()
454 dram_info.num_cs = 1; in ddr3_hw_training()
955 dram_info->num_cs = 1; in ddr3_training_suspend_resume()
/openbmc/u-boot/include/linux/
H A Dmbus.h27 int num_cs; member
/openbmc/u-boot/drivers/mmc/
H A Dmv_sdhci.c26 for (i = 0; i < dram->num_cs; i++) { in sdhci_mvebu_mbus_config()
/openbmc/u-boot/arch/arm/mach-mvebu/
H A Dcpu.c525 for (i = 0; i < dram->num_cs; i++) { in ahci_mvebu_mbus_config()
572 for (i = 0; i < dram->num_cs; i++) { in xhci_mvebu_mbus_config()
/openbmc/u-boot/drivers/ata/
H A Dmvsata_ide.c118 for (i = 0; i < dram->num_cs; i++) { in mvsata_ide_conf_mbus_windows()
/openbmc/u-boot/drivers/usb/host/
H A Dehci-marvell.c65 for (i = 0; i < dram->num_cs; i++) { in usb_brg_adrdec_setup()

12