Home
last modified time | relevance | path

Searched refs:nocclk (Results 1 – 5 of 5) sorted by relevance

/openbmc/u-boot/arch/arm/mach-socfpga/
H A Dclock_manager_arria10.c27 u32 nocclk; member
131 { "nocclk", offsetof(struct mainpll_cfg, nocclk) },
343 clk_hz /= (main_cfg->nocclk & CLKMGR_MAINPLL_NOCCLK_CNT_MSK) in cm_calc_handoff_noc_clk_hz()
348 clk_hz /= ((main_cfg->nocclk >> in cm_calc_handoff_noc_clk_hz()
451 clk = main_cfg->nocclk; in cm_calculate_numer()
463 clk = main_cfg->nocclk; in cm_calculate_numer()
744 writel(main_cfg->nocclk, in cm_full_cfg()
811 &clock_manager_base->main_pll.nocclk); in cm_full_cfg()
H A Dclock_manager_s10.c119 writel(0xff, &clock_manager_base->main_pll.nocclk); in cm_basic_init()
138 writel(cfg->main_pll_nocclk, &clock_manager_base->main_pll.nocclk); in cm_basic_init()
274 u32 clock = readl(&clock_manager_base->main_pll.nocclk); in cm_get_l3_main_clk_hz()
304 clock /= 1 + (readl(&clock_manager_base->main_pll.nocclk) & in cm_get_l3_main_clk_hz()
/openbmc/u-boot/arch/arm/dts/
H A Dsocfpga_arria10_socdk_sdmmc_handoff.dtsi78 nocclk-cnt = <0>; /* Field: nocclk.cnt */
79 nocclk-src = <0>; /* Field: nocclk.src */
128 nocclk = <0x0384000b>; /* Register: nocclk */
/openbmc/u-boot/arch/arm/mach-socfpga/include/mach/
H A Dclock_manager_arria10.h21 u32 nocclk; member
66 u32 nocclk; member
H A Dclock_manager_s10.h80 u32 nocclk; member