Home
last modified time | relevance | path

Searched refs:mw (Results 1 – 25 of 73) sorted by relevance

123

/openbmc/linux/drivers/infiniband/sw/rxe/
H A Drxe_mw.c18 struct rxe_mw *mw = to_rmw(ibmw); in rxe_alloc_mw() local
25 ret = rxe_add_to_pool(&rxe->mw_pool, mw); in rxe_alloc_mw()
31 mw->rkey = ibmw->rkey = (mw->elem.index << 8) | rxe_get_next_key(-1); in rxe_alloc_mw()
32 mw->state = (mw->ibmw.type == IB_MW_TYPE_2) ? in rxe_alloc_mw()
34 spin_lock_init(&mw->lock); in rxe_alloc_mw()
36 rxe_finalize(mw); in rxe_alloc_mw()
43 struct rxe_mw *mw = to_rmw(ibmw); in rxe_dealloc_mw() local
45 rxe_cleanup(mw); in rxe_dealloc_mw()
51 struct rxe_mw *mw, struct rxe_mr *mr, int access) in rxe_check_bind_mw() argument
53 if (mw->ibmw.type == IB_MW_TYPE_1) { in rxe_check_bind_mw()
[all …]
H A Drxe.h58 #define rxe_dbg_mw(mw, fmt, ...) ibdev_dbg((mw)->ibmw.device, \ argument
59 "mw#%d %s: " fmt, (mw)->elem.index, __func__, ##__VA_ARGS__)
79 #define rxe_err_mw(mw, fmt, ...) ibdev_err_ratelimited((mw)->ibmw.device, \ argument
80 "mw#%d %s: " fmt, (mw)->elem.index, __func__, ##__VA_ARGS__)
100 #define rxe_info_mw(mw, fmt, ...) ibdev_info_ratelimited((mw)->ibmw.device, \ argument
101 "mw#%d %s: " fmt, (mw)->elem.index, __func__, ##__VA_ARGS__)
H A Drxe_verbs.h453 static inline struct rxe_mw *to_rmw(struct ib_mw *mw) in to_rmw() argument
455 return mw ? container_of(mw, struct rxe_mw, ibmw) : NULL; in to_rmw()
468 static inline struct rxe_pd *rxe_mw_pd(struct rxe_mw *mw) in rxe_mw_pd() argument
470 return to_rpd(mw->ibmw.pd); in rxe_mw_pd()
H A Drxe_resp.c444 struct rxe_mw *mw = NULL; in check_rkey() local
496 mw = rxe_lookup_mw(qp, access, rkey); in check_rkey()
497 if (!mw) { in check_rkey()
503 mr = mw->mr; in check_rkey()
510 if (mw->access & IB_ZERO_BASED) in check_rkey()
511 qp->resp.offset = mw->addr; in check_rkey()
514 rxe_put(mw); in check_rkey()
515 mw = NULL; in check_rkey()
569 if (mw) in check_rkey()
570 rxe_put(mw); in check_rkey()
[all …]
/openbmc/qemu/tests/tcg/i386/
H A Dtest-avx.py96 def __init__(self, reg, mw): argument
97 if mw not in [0, 8, 16, 32, 64, 128, 256]:
100 self.mw = mw
101 self.ismem = mw != 0
104 return mem_w(self.mw)
110 def __init__(self, mw): argument
111 if mw not in [0, 32, 64]:
112 raise Exception("Bad mem width: %s" % mw)
113 self.mw = mw
114 self.ismem = mw != 0
[all …]
H A Dtest-mmx.py60 def __init__(self, mw): argument
61 if mw not in [0, 32, 64]:
63 self.mw = mw
64 self.ismem = mw != 0
67 return mem_w(self.mw)
95 def __init__(self, rw, mw): argument
98 if mw not in [0, 8, 16, 32, 64]:
101 self.mw = mw
102 self.ismem = mw != 0
105 return mem_w(self.mw)
[all …]
/openbmc/openbmc/poky/bitbake/lib/bb/ui/
H A Dncurses.py218 mw = self.MainWindow( main_left, main_top, main_width, main_height )
224 mw.setStatus("Idle")
262 mw.appendText("NOTE: %s\n" % event._message)
264 … mw.appendText(logging.getLevelName(event.levelno) + ': ' + event.getMessage() + '\n')
271 mw.setStatus("Loading Cache: %s [%2d %%]" % ( next(parsespin), x*100/y ) )
273 mw.setStatus("Idle")
274 mw.appendText("Loaded %d entries from dependency cache.\n"
282 mw.setStatus("Parsing Recipes: %s [%2d %%]" % ( next(parsespin), x*100/y ) )
284 mw.setStatus("Idle")
285 mw.appendText("Parsing finished. %d cached, %d parsed, %d skipped, %d masked.\n"
[all …]
/openbmc/linux/net/netfilter/ipvs/
H A Dip_vs_wrr.c63 int mw; /* maximum weight */ member
119 mark->mw = ip_vs_wrr_max_weight(svc) - (mark->di - 1); in ip_vs_wrr_init_svc()
120 mark->cw = mark->mw; in ip_vs_wrr_init_svc()
146 mark->mw = ip_vs_wrr_max_weight(svc) - (mark->di - 1); in ip_vs_wrr_dest_changed()
147 if (mark->cw > mark->mw || !mark->cw) in ip_vs_wrr_dest_changed()
148 mark->cw = mark->mw; in ip_vs_wrr_dest_changed()
172 if (mark->mw == 0) in ip_vs_wrr_schedule()
188 mark->cw = mark->mw; in ip_vs_wrr_schedule()
/openbmc/linux/drivers/ntb/
H A Dntb_transport.c617 struct ntb_transport_mw *mw; in ntb_transport_setup_qp_mw() local
629 mw = &nt->mw_vec[mw_num]; in ntb_transport_setup_qp_mw()
631 if (!mw->virt_addr) in ntb_transport_setup_qp_mw()
639 rx_size = (unsigned int)mw->xlat_size / num_qps_mw; in ntb_transport_setup_qp_mw()
640 qp->rx_buff = mw->virt_addr + rx_size * (qp_num / mw_count); in ntb_transport_setup_qp_mw()
793 struct ntb_transport_mw *mw = &nt->mw_vec[num_mw]; in ntb_free_mw() local
796 if (!mw->virt_addr) in ntb_free_mw()
800 dma_free_coherent(&pdev->dev, mw->alloc_size, in ntb_free_mw()
801 mw->alloc_addr, mw->dma_addr); in ntb_free_mw()
802 mw->xlat_size = 0; in ntb_free_mw()
[all …]
/openbmc/u-boot/include/configs/
H A Dp1_p2_rdb_pc.h783 norboot=i2c dev 1; i2c mw 18 1 __SW_BOOT_NOR 1; \
784 i2c mw 18 3 __SW_BOOT_MASK 1; reset
788 spiboot=i2c dev 1; i2c mw 18 1 __SW_BOOT_SPI 1; \
789 i2c mw 18 3 __SW_BOOT_MASK 1; reset
793 sdboot=i2c dev 1; i2c mw 18 1 __SW_BOOT_SD 1; \
794 i2c mw 18 3 __SW_BOOT_MASK 1; reset
798 nandboot=i2c dev 1; i2c mw 18 1 __SW_BOOT_NAND 1; \
799 i2c mw 18 3 __SW_BOOT_MASK 1; reset
803 pciboot=i2c dev 1; i2c mw 18 1 __SW_BOOT_PCIE 1; \
804 i2c mw 18 3 __SW_BOOT_MASK 1; reset
/openbmc/linux/fs/ocfs2/
H A Ddlmglue.c434 struct ocfs2_mask_waiter *mw, int ret) in ocfs2_update_lock_stats() argument
447 kt = ktime_sub(ktime_get(), mw->mw_lock_start); in ocfs2_update_lock_stats()
474 struct ocfs2_mask_waiter *mw; in ocfs2_track_lock_wait() local
481 mw = list_first_entry(&lockres->l_mask_waiters, in ocfs2_track_lock_wait()
484 ktime_to_us(ktime_mono_to_real(mw->mw_lock_start)); in ocfs2_track_lock_wait()
487 static inline void ocfs2_init_start_time(struct ocfs2_mask_waiter *mw) in ocfs2_init_start_time() argument
489 mw->mw_lock_start = ktime_get(); in ocfs2_init_start_time()
496 int level, struct ocfs2_mask_waiter *mw, int ret) in ocfs2_update_lock_stats() argument
505 static inline void ocfs2_init_start_time(struct ocfs2_mask_waiter *mw) in ocfs2_init_start_time() argument
891 struct ocfs2_mask_waiter *mw, *tmp; in lockres_set_flags() local
[all …]
/openbmc/linux/drivers/net/ethernet/mellanox/mlx4/
H A Dmr.c815 struct mlx4_mw *mw) in mlx4_mw_alloc() argument
829 mw->key = hw_index_to_key(index); in mlx4_mw_alloc()
830 mw->pd = pd; in mlx4_mw_alloc()
831 mw->type = type; in mlx4_mw_alloc()
832 mw->enabled = MLX4_MPT_DISABLED; in mlx4_mw_alloc()
838 int mlx4_mw_enable(struct mlx4_dev *dev, struct mlx4_mw *mw) in mlx4_mw_enable() argument
844 err = mlx4_mpt_alloc_icm(dev, key_to_hw_index(mw->key)); in mlx4_mw_enable()
858 mpt_entry->key = cpu_to_be32(key_to_hw_index(mw->key)); in mlx4_mw_enable()
859 mpt_entry->pd_flags = cpu_to_be32(mw->pd); in mlx4_mw_enable()
860 if (mw->type == MLX4_MW_TYPE_2) { in mlx4_mw_enable()
[all …]
/openbmc/u-boot/board/freescale/p1010rdb/
H A DREADME.P1010RDB-PA123 => mw.b ffb00009 1
181 => i2c mw 18 1 f9
182 => i2c mw 18 3 f0
183 => mw.b ffb00011 0
184 => mw.b ffb00017 1
188 => i2c mw 18 1 f1
189 => i2c mw 18 3 f0
190 => mw.b ffb00011 0
191 => mw.b ffb00014 2
192 => mw.b ffb00015 5
[all …]
/openbmc/linux/arch/mips/txx9/generic/
H A Dmem_tx4927.c46 unsigned int mw = 0; in tx4927_process_sdccr() local
61 mw = 8 >> sdccr_mw; in tx4927_process_sdccr()
64 return rs * cs * mw * bs; in tx4927_process_sdccr()
/openbmc/linux/drivers/infiniband/hw/hns/
H A Dhns_roce_mr.c465 struct hns_roce_mw *mw) in hns_roce_mw_free() argument
470 if (mw->enabled) { in hns_roce_mw_free()
472 key_to_hw_index(mw->rkey) & in hns_roce_mw_free()
478 key_to_hw_index(mw->rkey)); in hns_roce_mw_free()
482 (int)key_to_hw_index(mw->rkey)); in hns_roce_mw_free()
486 struct hns_roce_mw *mw) in hns_roce_mw_enable() argument
491 unsigned long mtpt_idx = key_to_hw_index(mw->rkey); in hns_roce_mw_enable()
505 ret = hr_dev->hw->mw_write_mtpt(mailbox->buf, mw); in hns_roce_mw_enable()
518 mw->enabled = 1; in hns_roce_mw_enable()
538 struct hns_roce_mw *mw = to_hr_mw(ibmw); in hns_roce_alloc_mw() local
[all …]
/openbmc/u-boot/doc/
H A DREADME.b4860qds272 => mw.b ffdf0040 0x30;
273 => mw.b ffdf0010 0x00;
274 => mw.b ffdf0062 0x02;
275 => mw.b ffdf0050 0x02;
276 => mw.b ffdf0010 0x30;
285 => mw.b ffdf0040 0x30
286 => mw.b ffdf0010 0x00
287 => mw.b 0xffdf0050 0x08
288 => mw.b 0xffdf0060 0x82
289 => mw.b ffdf0061 0x00
[all …]
/openbmc/linux/drivers/clk/rockchip/
H A Dclk.h550 #define COMPOSITE(_id, cname, pnames, f, mo, ms, mw, mf, ds, dw,\ argument
561 .mux_width = mw, \
571 #define COMPOSITE_DIV_OFFSET(_id, cname, pnames, f, mo, ms, mw, \ argument
582 .mux_width = mw, \
630 #define COMPOSITE_NODIV(_id, cname, pnames, f, mo, ms, mw, mf, \ argument
641 .mux_width = mw, \
648 #define COMPOSITE_NOGATE(_id, cname, pnames, f, mo, ms, mw, mf, \ argument
659 .mux_width = mw, \
668 mw, mf, ds, dw, df, dt) \ argument
678 .mux_width = mw, \
[all …]
/openbmc/linux/drivers/net/ethernet/marvell/octeontx2/af/
H A Drvu.c33 static int rvu_mbox_init(struct rvu *rvu, struct mbox_wq_info *mw,
2125 struct mbox_wq_info *mw; in __rvu_mbox_handler() local
2130 mw = &rvu->afpf_wq_info; in __rvu_mbox_handler()
2133 mw = &rvu->afvf_wq_info; in __rvu_mbox_handler()
2139 devid = mwork - mw->mbox_wrk; in __rvu_mbox_handler()
2140 mbox = &mw->mbox; in __rvu_mbox_handler()
2145 if (mw->mbox_wrk[devid].num_msgs == 0) in __rvu_mbox_handler()
2150 for (id = 0; id < mw->mbox_wrk[devid].num_msgs; id++) { in __rvu_mbox_handler()
2183 mw->mbox_wrk[devid].num_msgs = 0; in __rvu_mbox_handler()
2215 struct mbox_wq_info *mw; in __rvu_mbox_up_handler() local
[all …]
/openbmc/linux/include/linux/usb/
H A Dpd.h249 #define PDO_BATT_MAX_POWER(mw) ((((mw) / 250) & PDO_PWR_MASK) << PDO_BATT_MAX_PWR_SHIFT) argument
374 #define RDO_BATT_OP_PWR(mw) ((((mw) / 250) & RDO_PWR_MASK) << RDO_BATT_OP_PWR_SHIFT) argument
375 #define RDO_BATT_MAX_PWR(mw) ((((mw) / 250) & RDO_PWR_MASK) << RDO_BATT_MAX_PWR_SHIFT) argument
/openbmc/linux/drivers/infiniband/hw/mlx4/
H A Dmr.c616 struct mlx4_ib_mw *mw = to_mmw(ibmw); in mlx4_ib_alloc_mw() local
620 to_mlx4_type(ibmw->type), &mw->mmw); in mlx4_ib_alloc_mw()
624 err = mlx4_mw_enable(dev->dev, &mw->mmw); in mlx4_ib_alloc_mw()
628 ibmw->rkey = mw->mmw.key; in mlx4_ib_alloc_mw()
632 mlx4_mw_free(dev->dev, &mw->mmw); in mlx4_ib_alloc_mw()
638 struct mlx4_ib_mw *mw = to_mmw(ibmw); in mlx4_ib_dealloc_mw() local
640 mlx4_mw_free(to_mdev(ibmw->device)->dev, &mw->mmw); in mlx4_ib_dealloc_mw()
/openbmc/openbmc/meta-phosphor/dynamic-layers/aspeed-layer/recipes-bsp/u-boot/files/
H A D0005-config-ast-common-Fall-back-to-secondary-flash-on-fa.patch22 + "wdt2bite=mw.l 0x1e785024 0xa 1; mw.b 0x1e78502c 0xb3 1 \0" \
/openbmc/u-boot/board/freescale/ls1088a/
H A DREADME38 => i2c mw 66 0x60 0x20; i2c mw 66 10 10;i2c mw 66 10 21
/openbmc/u-boot/board/congatec/cgtqmx6eval/
H A DREADME72 => mw.l 0x20d8040 0x3850
73 => mw.l 0x020d8044 0x10000000
/openbmc/linux/drivers/mtd/maps/
H A Dphysmap-core.c147 map_word mw; in physmap_addr_gpios_read() local
155 mw.x[0] = word; in physmap_addr_gpios_read()
156 return mw; in physmap_addr_gpios_read()
181 static void physmap_addr_gpios_write(struct map_info *map, map_word mw, in physmap_addr_gpios_write() argument
192 word = mw.x[0]; in physmap_addr_gpios_write()
/openbmc/linux/drivers/pci/endpoint/functions/
H A Dpci-epf-ntb.c236 enum pci_epc_interface_type type, u32 mw) in epf_ntb_configure_mw() argument
252 peer_barno = peer_ntb_epc->epf_ntb_bar[mw + NTB_MW_OFFSET]; in epf_ntb_configure_mw()
259 if (mw + NTB_MW_OFFSET == BAR_DB_MW1) in epf_ntb_configure_mw()
262 if (size > ntb->mws_size[mw]) { in epf_ntb_configure_mw()
265 pci_epc_interface_string(type), mw, size, in epf_ntb_configure_mw()
266 ntb->mws_size[mw]); in epf_ntb_configure_mw()
278 pci_epc_interface_string(type), mw); in epf_ntb_configure_mw()
295 enum pci_epc_interface_type type, u32 mw) in epf_ntb_teardown_mw() argument
309 peer_barno = peer_ntb_epc->epf_ntb_bar[mw + NTB_MW_OFFSET]; in epf_ntb_teardown_mw()
314 if (mw + NTB_MW_OFFSET == BAR_DB_MW1) in epf_ntb_teardown_mw()

123