Searched refs:mmode (Results 1 – 6 of 6) sorted by relevance
| /openbmc/qemu/hw/intc/ |
| H A D | riscv_imsic.c | 212 if (imsic->mmode) { in riscv_imsic_rmw()
366 (imsic->mmode) ? MIP_MEIP : MIP_SEIP) < 0) { in riscv_imsic_realize()
368 (imsic->mmode) ? "MEIP" : "SEIP"); in riscv_imsic_realize()
378 if (!imsic->mmode) { in riscv_imsic_realize()
384 riscv_cpu_set_aia_ireg_rmw_fn(env, (imsic->mmode) ? PRV_M : PRV_S, in riscv_imsic_realize()
392 DEFINE_PROP_BOOL("mmode", RISCVIMSICState, mmode, 0),
443 DeviceState *riscv_imsic_create(hwaddr addr, uint32_t hartid, bool mmode, in type_init()
451 if (mmode) { in type_init()
460 qdev_prop_set_bit(dev, "mmode", mmode); in type_init()
472 (mmode) ? IRQ_M_EXT : IRQ_S_EXT)); in type_init()
|
| H A D | riscv_aplic.c | 366 while (aplic_m && !aplic_m->mmode) { in riscv_aplic_msi_send()
375 if (aplic->mmode) { in riscv_aplic_msi_send()
430 if (aplic->mmode) { in riscv_aplic_msi_irq_update()
609 } else if (aplic->mmode && aplic->msimode && in riscv_aplic_read()
612 } else if (aplic->mmode && aplic->msimode && in riscv_aplic_read()
615 } else if (aplic->mmode && aplic->msimode && in riscv_aplic_read()
627 } else if (aplic->mmode && aplic->msimode && in riscv_aplic_read()
725 } else if (aplic->mmode && aplic->msimode && in riscv_aplic_write()
730 } else if (aplic->mmode && aplic->msimode && in riscv_aplic_write()
735 } else if (aplic->mmode && aplic->msimode && in riscv_aplic_write()
[all …]
|
| /openbmc/u-boot/drivers/misc/ |
| H A D | aspeed-fsi.c | 366 __be32 mmode, mresp0, mstap0, mesrb0; in aspeed_fsi_status() local
370 opb_read(aspeed, ctrl_base + FSI_MMODE, 4, &mmode); in aspeed_fsi_status()
375 printf("mmode %08x\n", be32_to_cpu(mmode)); in aspeed_fsi_status()
384 u32 mmode; in aspeed_fsi_divisor() local
391 mmode = be32_to_cpu(reg); in aspeed_fsi_divisor()
394 return (mmode >> 18) & 0x3ff; in aspeed_fsi_divisor()
399 mmode &= ~(0x3ff << 18); in aspeed_fsi_divisor()
400 mmode |= (divisor & 0x3ff) << 18; in aspeed_fsi_divisor()
402 return opb_write(aspeed, ctrl_base + FSI_MMODE, cpu_to_be32(mmode), 4); in aspeed_fsi_divisor()
|
| /openbmc/qemu/include/hw/intc/ |
| H A D | riscv_imsic.h | 59 bool mmode; member
65 DeviceState *riscv_imsic_create(hwaddr addr, uint32_t hartid, bool mmode,
|
| H A D | riscv_aplic.h | 70 bool mmode; member
77 uint32_t iprio_bits, bool msimode, bool mmode, DeviceState *parent);
|
| /openbmc/openbmc/meta-openembedded/meta-oe/recipes-support/emacs/ |
| H A D | emacs_29.1.bb | 125 ${datadir}/${BPN}/${PV}/lisp/emacs-lisp/easy-mmode.elc \
|