Home
last modified time | relevance | path

Searched refs:mmWBIF_SMU_WM_CONTROL_BASE_IDX (Results 1 – 3 of 3) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_0_3_offset.h930 #define mmWBIF_SMU_WM_CONTROL_BASE_IDX … macro
H A Ddcn_3_0_2_offset.h1103 #define mmWBIF_SMU_WM_CONTROL_BASE_IDX … macro
H A Ddcn_3_0_0_offset.h1117 #define mmWBIF_SMU_WM_CONTROL_BASE_IDX … macro