Home
last modified time | relevance | path

Searched refs:mmVM_L2_CNTL3_BASE_IDX (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/mmhub/
H A Dmmhub_9_1_offset.h1301 #define mmVM_L2_CNTL3_BASE_IDX macro
H A Dmmhub_9_3_0_offset.h1285 #define mmVM_L2_CNTL3_BASE_IDX macro
H A Dmmhub_1_0_offset.h1269 #define mmVM_L2_CNTL3_BASE_IDX macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_offset.h1170 #define mmVM_L2_CNTL3_BASE_IDX macro
H A Dgc_9_2_1_offset.h1134 #define mmVM_L2_CNTL3_BASE_IDX macro
H A Dgc_9_1_offset.h1196 #define mmVM_L2_CNTL3_BASE_IDX macro