Home
last modified time | relevance | path

Searched refs:mmVGA_TEST_CONTROL_BASE_IDX (Results 1 – 8 of 8) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_0_3_offset.h52 #define mmVGA_TEST_CONTROL_BASE_IDX … macro
H A Ddcn_3_0_1_offset.h183 #define mmVGA_TEST_CONTROL_BASE_IDX … macro
H A Ddcn_1_0_offset.h423 #define mmVGA_TEST_CONTROL_BASE_IDX … macro
H A Ddcn_2_1_0_offset.h131 #define mmVGA_TEST_CONTROL_BASE_IDX … macro
H A Ddcn_3_0_2_offset.h67 #define mmVGA_TEST_CONTROL_BASE_IDX … macro
H A Ddcn_2_0_0_offset.h67 #define mmVGA_TEST_CONTROL_BASE_IDX … macro
H A Ddcn_3_0_0_offset.h49 #define mmVGA_TEST_CONTROL_BASE_IDX … macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_12_0_offset.h589 #define mmVGA_TEST_CONTROL_BASE_IDX … macro