Home
last modified time | relevance | path

Searched refs:mmUNIPHYA_CHANNEL_XBAR_CNTL_BASE_IDX (Results 1 – 9 of 9) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_2_0_3_offset.h5931 #define mmUNIPHYA_CHANNEL_XBAR_CNTL_BASE_IDX … macro
H A Ddcn_3_0_3_offset.h5462 #define mmUNIPHYA_CHANNEL_XBAR_CNTL_BASE_IDX … macro
H A Ddcn_3_0_1_offset.h9109 #define mmUNIPHYA_CHANNEL_XBAR_CNTL_BASE_IDX … macro
H A Ddcn_1_0_offset.h10362 #define mmUNIPHYA_CHANNEL_XBAR_CNTL_BASE_IDX … macro
H A Ddcn_2_1_0_offset.h11330 #define mmUNIPHYA_CHANNEL_XBAR_CNTL_BASE_IDX … macro
H A Ddcn_3_0_2_offset.h11410 #define mmUNIPHYA_CHANNEL_XBAR_CNTL_BASE_IDX … macro
H A Ddcn_2_0_0_offset.h12743 #define mmUNIPHYA_CHANNEL_XBAR_CNTL_BASE_IDX … macro
H A Ddcn_3_0_0_offset.h12554 #define mmUNIPHYA_CHANNEL_XBAR_CNTL_BASE_IDX … macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_12_0_offset.h1817 #define mmUNIPHYA_CHANNEL_XBAR_CNTL_BASE_IDX … macro