Home
last modified time | relevance | path

Searched refs:mmSQC_DCACHE_UTCL1_CNTL2_BASE_IDX (Results 1 – 3 of 3) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_offset.h660 #define mmSQC_DCACHE_UTCL1_CNTL2_BASE_IDX … macro
H A Dgc_9_2_1_offset.h632 #define mmSQC_DCACHE_UTCL1_CNTL2_BASE_IDX … macro
H A Dgc_9_1_offset.h654 #define mmSQC_DCACHE_UTCL1_CNTL2_BASE_IDX … macro