Home
last modified time | relevance | path

Searched refs:mmSQC_DCACHE_UTCL0_CNTL1_BASE_IDX (Results 1 – 2 of 2) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_10_1_0_offset.h2566 #define mmSQC_DCACHE_UTCL0_CNTL1_BASE_IDX … macro
H A Dgc_10_3_0_offset.h2657 #define mmSQC_DCACHE_UTCL0_CNTL1_BASE_IDX … macro