Home
last modified time | relevance | path

Searched refs:mmSDMA1_POWER_CNTL (Results 1 – 11 of 11) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/oss/
H A Doss_2_4_d.h272 #define mmSDMA1_POWER_CNTL 0x3602 macro
H A Doss_3_0_1_d.h331 #define mmSDMA1_POWER_CNTL 0x3602 macro
H A Doss_3_0_d.h447 #define mmSDMA1_POWER_CNTL 0x3602 macro
H A Doss_2_0_d.h316 #define mmSDMA1_POWER_CNTL 0x3602 macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/sdma1/
H A Dsdma1_4_0_offset.h66 #define mmSDMA1_POWER_CNTL 0x001a macro
H A Dsdma1_4_2_2_offset.h66 #define mmSDMA1_POWER_CNTL macro
H A Dsdma1_4_2_offset.h66 #define mmSDMA1_POWER_CNTL macro
/openbmc/linux/drivers/gpu/drm/amd/amdgpu/
H A Dsdma_v3_0.c157 mmSDMA1_POWER_CNTL, 0x00000800, 0x0003c800,
H A Dsdma_v4_0.c108 SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_POWER_CNTL, 0x003ff000, 0x0003c000),
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_10_1_0_offset.h1048 #define mmSDMA1_POWER_CNTL macro
H A Dgc_10_3_0_offset.h1090 #define mmSDMA1_POWER_CNTL macro