Home
last modified time | relevance | path

Searched refs:mmSDMA0_RLC1_MIDCMD_DATA5 (Results 1 – 8 of 8) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/sdma0/
H A Dsdma0_4_1_offset.h448 #define mmSDMA0_RLC1_MIDCMD_DATA5 macro
H A Dsdma0_4_0_offset.h536 #define mmSDMA0_RLC1_MIDCMD_DATA5 0x01e5 macro
H A Dsdma0_4_2_offset.h532 #define mmSDMA0_RLC1_MIDCMD_DATA5 macro
H A Dsdma0_4_2_2_offset.h536 #define mmSDMA0_RLC1_MIDCMD_DATA5 macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/oss/
H A Doss_3_0_1_d.h324 #define mmSDMA0_RLC1_MIDCMD_DATA5 0x35c6 macro
H A Doss_3_0_d.h443 #define mmSDMA0_RLC1_MIDCMD_DATA5 0x35c6 macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_10_1_0_offset.h526 #define mmSDMA0_RLC1_MIDCMD_DATA5 macro
H A Dgc_10_3_0_offset.h530 #define mmSDMA0_RLC1_MIDCMD_DATA5 macro