Home
last modified time | relevance | path

Searched refs:mmSDMA0_RLC0_RB_WPTR_POLL_ADDR_HI (Results 1 – 10 of 10) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/sdma0/
H A Dsdma0_4_1_offset.h346 #define mmSDMA0_RLC0_RB_WPTR_POLL_ADDR_HI … macro
H A Dsdma0_4_0_offset.h434 #define mmSDMA0_RLC0_RB_WPTR_POLL_ADDR_HI 0x0172 macro
H A Dsdma0_4_2_offset.h430 #define mmSDMA0_RLC0_RB_WPTR_POLL_ADDR_HI … macro
H A Dsdma0_4_2_2_offset.h434 #define mmSDMA0_RLC0_RB_WPTR_POLL_ADDR_HI … macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/oss/
H A Doss_2_4_d.h220 #define mmSDMA0_RLC0_RB_WPTR_POLL_ADDR_HI 0x3506 macro
H A Doss_3_0_1_d.h259 #define mmSDMA0_RLC0_RB_WPTR_POLL_ADDR_HI 0x3506 macro
H A Doss_3_0_d.h381 #define mmSDMA0_RLC0_RB_WPTR_POLL_ADDR_HI 0x3506 macro
H A Doss_2_0_d.h274 #define mmSDMA0_RLC0_RB_WPTR_POLL_ADDR_HI 0x3506 macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_10_1_0_offset.h425 #define mmSDMA0_RLC0_RB_WPTR_POLL_ADDR_HI … macro
H A Dgc_10_3_0_offset.h424 #define mmSDMA0_RLC0_RB_WPTR_POLL_ADDR_HI … macro