Home
last modified time | relevance | path

Searched refs:mmPHYPLLA_PIXCLK_RESYNC_CNTL_BASE_IDX (Results 1 – 9 of 9) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_2_0_3_offset.h29 #define mmPHYPLLA_PIXCLK_RESYNC_CNTL_BASE_IDX … macro
H A Ddcn_3_0_3_offset.h118 #define mmPHYPLLA_PIXCLK_RESYNC_CNTL_BASE_IDX … macro
H A Ddcn_3_0_1_offset.h201 #define mmPHYPLLA_PIXCLK_RESYNC_CNTL_BASE_IDX … macro
H A Ddcn_1_0_offset.h465 #define mmPHYPLLA_PIXCLK_RESYNC_CNTL_BASE_IDX … macro
H A Ddcn_2_1_0_offset.h153 #define mmPHYPLLA_PIXCLK_RESYNC_CNTL_BASE_IDX … macro
H A Ddcn_3_0_2_offset.h133 #define mmPHYPLLA_PIXCLK_RESYNC_CNTL_BASE_IDX … macro
H A Ddcn_2_0_0_offset.h133 #define mmPHYPLLA_PIXCLK_RESYNC_CNTL_BASE_IDX … macro
H A Ddcn_3_0_0_offset.h115 #define mmPHYPLLA_PIXCLK_RESYNC_CNTL_BASE_IDX … macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_12_0_offset.h651 #define mmPHYPLLA_PIXCLK_RESYNC_CNTL_BASE_IDX … macro