Home
last modified time | relevance | path

Searched refs:mmOTG1_OTG_GLOBAL_CONTROL0_BASE_IDX (Results 1 – 8 of 8) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_2_0_3_offset.h5084 #define mmOTG1_OTG_GLOBAL_CONTROL0_BASE_IDX … macro
H A Ddcn_3_0_3_offset.h4470 #define mmOTG1_OTG_GLOBAL_CONTROL0_BASE_IDX … macro
H A Ddcn_3_0_1_offset.h6883 #define mmOTG1_OTG_GLOBAL_CONTROL0_BASE_IDX … macro
H A Ddcn_1_0_offset.h6686 #define mmOTG1_OTG_GLOBAL_CONTROL0_BASE_IDX … macro
H A Ddcn_2_1_0_offset.h8336 #define mmOTG1_OTG_GLOBAL_CONTROL0_BASE_IDX … macro
H A Ddcn_3_0_2_offset.h8212 #define mmOTG1_OTG_GLOBAL_CONTROL0_BASE_IDX … macro
H A Ddcn_2_0_0_offset.h9367 #define mmOTG1_OTG_GLOBAL_CONTROL0_BASE_IDX … macro
H A Ddcn_3_0_0_offset.h9060 #define mmOTG1_OTG_GLOBAL_CONTROL0_BASE_IDX … macro