Home
last modified time | relevance | path

Searched refs:mmOTG1_OTG_DRR_CONTROL_BASE_IDX (Results 1 – 8 of 8) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_2_0_3_offset.h5094 #define mmOTG1_OTG_DRR_CONTROL_BASE_IDX … macro
H A Ddcn_3_0_3_offset.h4492 #define mmOTG1_OTG_DRR_CONTROL_BASE_IDX … macro
H A Ddcn_3_0_1_offset.h6905 #define mmOTG1_OTG_DRR_CONTROL_BASE_IDX … macro
H A Ddcn_1_0_offset.h6700 #define mmOTG1_OTG_DRR_CONTROL_BASE_IDX … macro
H A Ddcn_2_1_0_offset.h8350 #define mmOTG1_OTG_DRR_CONTROL_BASE_IDX … macro
H A Ddcn_3_0_2_offset.h8234 #define mmOTG1_OTG_DRR_CONTROL_BASE_IDX … macro
H A Ddcn_2_0_0_offset.h9381 #define mmOTG1_OTG_DRR_CONTROL_BASE_IDX … macro
H A Ddcn_3_0_0_offset.h9082 #define mmOTG1_OTG_DRR_CONTROL_BASE_IDX … macro