Home
last modified time | relevance | path

Searched refs:mmOTG0_OTG_V_TOTAL_CONTROL (Results 1 – 8 of 8) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_2_0_3_offset.h4736 #define mmOTG0_OTG_V_TOTAL_CONTROL macro
H A Ddcn_3_0_3_offset.h4091 #define mmOTG0_OTG_V_TOTAL_CONTROL macro
H A Ddcn_3_0_1_offset.h6504 #define mmOTG0_OTG_V_TOTAL_CONTROL macro
H A Ddcn_1_0_offset.h6291 #define mmOTG0_OTG_V_TOTAL_CONTROL macro
H A Ddcn_2_1_0_offset.h7953 #define mmOTG0_OTG_V_TOTAL_CONTROL macro
H A Ddcn_3_0_2_offset.h7833 #define mmOTG0_OTG_V_TOTAL_CONTROL macro
H A Ddcn_2_0_0_offset.h8984 #define mmOTG0_OTG_V_TOTAL_CONTROL macro
H A Ddcn_3_0_0_offset.h8677 #define mmOTG0_OTG_V_TOTAL_CONTROL macro