Home
last modified time | relevance | path

Searched refs:mmOPP_PIPE0_OPP_PIPE_CONTROL_BASE_IDX (Results 1 – 8 of 8) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_2_0_3_offset.h4583 #define mmOPP_PIPE0_OPP_PIPE_CONTROL_BASE_IDX macro
H A Ddcn_3_0_3_offset.h3890 #define mmOPP_PIPE0_OPP_PIPE_CONTROL_BASE_IDX macro
H A Ddcn_3_0_1_offset.h6093 #define mmOPP_PIPE0_OPP_PIPE_CONTROL_BASE_IDX macro
H A Ddcn_1_0_offset.h5864 #define mmOPP_PIPE0_OPP_PIPE_CONTROL_BASE_IDX macro
H A Ddcn_2_1_0_offset.h7322 #define mmOPP_PIPE0_OPP_PIPE_CONTROL_BASE_IDX macro
H A Ddcn_3_0_2_offset.h7309 #define mmOPP_PIPE0_OPP_PIPE_CONTROL_BASE_IDX macro
H A Ddcn_2_0_0_offset.h8353 #define mmOPP_PIPE0_OPP_PIPE_CONTROL_BASE_IDX macro
H A Ddcn_3_0_0_offset.h8044 #define mmOPP_PIPE0_OPP_PIPE_CONTROL_BASE_IDX macro