Home
last modified time | relevance | path

Searched refs:mmODM1_OPTC_WIDTH_CONTROL_BASE_IDX (Results 1 – 7 of 7) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_2_0_3_offset.h4711 #define mmODM1_OPTC_WIDTH_CONTROL_BASE_IDX … macro
H A Ddcn_3_0_3_offset.h4062 #define mmODM1_OPTC_WIDTH_CONTROL_BASE_IDX … macro
H A Ddcn_3_0_1_offset.h6435 #define mmODM1_OPTC_WIDTH_CONTROL_BASE_IDX … macro
H A Ddcn_2_1_0_offset.h7844 #define mmODM1_OPTC_WIDTH_CONTROL_BASE_IDX … macro
H A Ddcn_3_0_2_offset.h7744 #define mmODM1_OPTC_WIDTH_CONTROL_BASE_IDX … macro
H A Ddcn_2_0_0_offset.h8875 #define mmODM1_OPTC_WIDTH_CONTROL_BASE_IDX … macro
H A Ddcn_3_0_0_offset.h8568 #define mmODM1_OPTC_WIDTH_CONTROL_BASE_IDX … macro