Home
last modified time | relevance | path

Searched refs:mmMP1_SMN_IH_SW_INT_BASE_IDX (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/mp/
H A Dmp_12_0_0_offset.h329 #define mmMP1_SMN_IH_SW_INT_BASE_IDX … macro
H A Dmp_10_0_offset.h329 #define mmMP1_SMN_IH_SW_INT_BASE_IDX … macro
H A Dmp_9_0_offset.h343 #define mmMP1_SMN_IH_SW_INT_BASE_IDX 0 macro
H A Dmp_11_0_8_offset.h329 #define mmMP1_SMN_IH_SW_INT_BASE_IDX … macro
H A Dmp_11_0_offset.h333 #define mmMP1_SMN_IH_SW_INT_BASE_IDX … macro
H A Dmp_11_5_0_offset.h377 #define mmMP1_SMN_IH_SW_INT_BASE_IDX … macro