Home
last modified time | relevance | path

Searched refs:mmMC_SEQ_RD_CTL_D0_LP (Results 1 – 7 of 7) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gmc/
H A Dgmc_6_0_d.h929 #define mmMC_SEQ_RD_CTL_D0_LP 0x0AC7 macro
H A Dgmc_7_1_d.h816 #define mmMC_SEQ_RD_CTL_D0_LP 0xac7 macro
H A Dgmc_8_1_d.h920 #define mmMC_SEQ_RD_CTL_D0_LP 0xac7 macro
/openbmc/linux/drivers/gpu/drm/amd/pm/powerplay/smumgr/
H A Diceland_smumgr.c2420 *out_reg = mmMC_SEQ_RD_CTL_D0_LP; in iceland_check_s0_mc_reg_index()
2631 …cgs_write_register(hwmgr->device, mmMC_SEQ_RD_CTL_D0_LP, cgs_read_register(hwmgr->device, mmMC_SEQ… in iceland_initialize_mc_reg_table()
H A Dtonga_smumgr.c2883 *out_reg = mmMC_SEQ_RD_CTL_D0_LP; in tonga_check_s0_mc_reg_index()
3111 cgs_write_register(hwmgr->device, mmMC_SEQ_RD_CTL_D0_LP, in tonga_initialize_mc_reg_table()
H A Dci_smumgr.c2493 *out_reg = mmMC_SEQ_RD_CTL_D0_LP; in ci_check_s0_mc_reg_index()
2704 …cgs_write_register(hwmgr->device, mmMC_SEQ_RD_CTL_D0_LP, cgs_read_register(hwmgr->device, mmMC_SEQ… in ci_initialize_mc_reg_table()
H A Dfiji_smumgr.c2531 cgs_write_register(hwmgr->device, mmMC_SEQ_RD_CTL_D0_LP, in fiji_initialize_mc_reg_table()