Home
last modified time | relevance | path

Searched refs:mmHPD1_DC_HPD_INT_CONTROL_BASE_IDX (Results 1 – 9 of 9) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_2_0_3_offset.h5212 #define mmHPD1_DC_HPD_INT_CONTROL_BASE_IDX … macro
H A Ddcn_3_0_3_offset.h4648 #define mmHPD1_DC_HPD_INT_CONTROL_BASE_IDX … macro
H A Ddcn_3_0_1_offset.h7509 #define mmHPD1_DC_HPD_INT_CONTROL_BASE_IDX … macro
H A Ddcn_2_1_0_offset.h9386 #define mmHPD1_DC_HPD_INT_CONTROL_BASE_IDX … macro
H A Ddcn_1_0_offset.h7826 #define mmHPD1_DC_HPD_INT_CONTROL_BASE_IDX … macro
H A Ddcn_3_0_2_offset.h9062 #define mmHPD1_DC_HPD_INT_CONTROL_BASE_IDX … macro
H A Ddcn_2_0_0_offset.h10425 #define mmHPD1_DC_HPD_INT_CONTROL_BASE_IDX … macro
H A Ddcn_3_0_0_offset.h10142 #define mmHPD1_DC_HPD_INT_CONTROL_BASE_IDX … macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_12_0_offset.h9711 #define mmHPD1_DC_HPD_INT_CONTROL_BASE_IDX … macro