Home
last modified time | relevance | path

Searched refs:mmDSCL2_OBUF_MEM_PWR_CTRL (Results 1 – 7 of 7) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_2_0_3_offset.h2596 #define mmDSCL2_OBUF_MEM_PWR_CTRL macro
H A Ddcn_3_0_1_offset.h4806 #define mmDSCL2_OBUF_MEM_PWR_CTRL macro
H A Ddcn_1_0_offset.h4527 #define mmDSCL2_OBUF_MEM_PWR_CTRL macro
H A Ddcn_2_1_0_offset.h4576 #define mmDSCL2_OBUF_MEM_PWR_CTRL macro
H A Ddcn_3_0_2_offset.h5342 #define mmDSCL2_OBUF_MEM_PWR_CTRL macro
H A Ddcn_2_0_0_offset.h5514 #define mmDSCL2_OBUF_MEM_PWR_CTRL macro
H A Ddcn_3_0_0_offset.h5389 #define mmDSCL2_OBUF_MEM_PWR_CTRL macro