Home
last modified time | relevance | path

Searched refs:mmDSCL1_OBUF_MEM_PWR_CTRL_BASE_IDX (Results 1 – 8 of 8) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_2_0_3_offset.h2048 #define mmDSCL1_OBUF_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_3_0_3_offset.h3300 #define mmDSCL1_OBUF_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_3_0_1_offset.h4115 #define mmDSCL1_OBUF_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_1_0_offset.h4053 #define mmDSCL1_OBUF_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_2_1_0_offset.h4003 #define mmDSCL1_OBUF_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_3_0_2_offset.h4656 #define mmDSCL1_OBUF_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_2_0_0_offset.h4941 #define mmDSCL1_OBUF_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_3_0_0_offset.h4703 #define mmDSCL1_OBUF_MEM_PWR_CTRL_BASE_IDX … macro