Home
last modified time | relevance | path

Searched refs:mmDSCC0_DSCC_INTERRUPT_CONTROL_STATUS_BASE_IDX (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_0_3_offset.h5609 #define mmDSCC0_DSCC_INTERRUPT_CONTROL_STATUS_BASE_IDX … macro
H A Ddcn_3_0_1_offset.h9605 #define mmDSCC0_DSCC_INTERRUPT_CONTROL_STATUS_BASE_IDX … macro
H A Ddcn_2_1_0_offset.h11513 #define mmDSCC0_DSCC_INTERRUPT_CONTROL_STATUS_BASE_IDX … macro
H A Ddcn_3_0_2_offset.h11593 #define mmDSCC0_DSCC_INTERRUPT_CONTROL_STATUS_BASE_IDX … macro
H A Ddcn_2_0_0_offset.h13643 #define mmDSCC0_DSCC_INTERRUPT_CONTROL_STATUS_BASE_IDX … macro
H A Ddcn_3_0_0_offset.h12749 #define mmDSCC0_DSCC_INTERRUPT_CONTROL_STATUS_BASE_IDX … macro