Home
last modified time | relevance | path

Searched refs:mmDP_DTO0_PHASE_BASE_IDX (Results 1 – 9 of 9) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_2_0_3_offset.h91 #define mmDP_DTO0_PHASE_BASE_IDX … macro
H A Ddcn_3_0_3_offset.h182 #define mmDP_DTO0_PHASE_BASE_IDX … macro
H A Ddcn_3_0_1_offset.h271 #define mmDP_DTO0_PHASE_BASE_IDX … macro
H A Ddcn_1_0_offset.h575 #define mmDP_DTO0_PHASE_BASE_IDX … macro
H A Ddcn_2_1_0_offset.h225 #define mmDP_DTO0_PHASE_BASE_IDX … macro
H A Ddcn_3_0_2_offset.h209 #define mmDP_DTO0_PHASE_BASE_IDX … macro
H A Ddcn_2_0_0_offset.h213 #define mmDP_DTO0_PHASE_BASE_IDX … macro
H A Ddcn_3_0_0_offset.h195 #define mmDP_DTO0_PHASE_BASE_IDX … macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_12_0_offset.h775 #define mmDP_DTO0_PHASE_BASE_IDX … macro