Home
last modified time | relevance | path

Searched refs:mmDP_AUX1_AUX_INTERRUPT_CONTROL_BASE_IDX (Results 1 – 9 of 9) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_2_0_3_offset.h5261 #define mmDP_AUX1_AUX_INTERRUPT_CONTROL_BASE_IDX macro
H A Ddcn_3_0_3_offset.h4730 #define mmDP_AUX1_AUX_INTERRUPT_CONTROL_BASE_IDX macro
H A Ddcn_3_0_1_offset.h7619 #define mmDP_AUX1_AUX_INTERRUPT_CONTROL_BASE_IDX macro
H A Ddcn_2_1_0_offset.h9510 #define mmDP_AUX1_AUX_INTERRUPT_CONTROL_BASE_IDX macro
H A Ddcn_1_0_offset.h7960 #define mmDP_AUX1_AUX_INTERRUPT_CONTROL_BASE_IDX macro
H A Ddcn_3_0_2_offset.h9186 #define mmDP_AUX1_AUX_INTERRUPT_CONTROL_BASE_IDX macro
H A Ddcn_2_0_0_offset.h10563 #define mmDP_AUX1_AUX_INTERRUPT_CONTROL_BASE_IDX macro
H A Ddcn_3_0_0_offset.h10280 #define mmDP_AUX1_AUX_INTERRUPT_CONTROL_BASE_IDX macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_12_0_offset.h9845 #define mmDP_AUX1_AUX_INTERRUPT_CONTROL_BASE_IDX macro