Home
last modified time | relevance | path

Searched refs:mmDP_AUX0_AUX_SW_CONTROL_BASE_IDX (Results 1 – 9 of 9) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_2_0_3_offset.h5225 #define mmDP_AUX0_AUX_SW_CONTROL_BASE_IDX … macro
H A Ddcn_3_0_3_offset.h4684 #define mmDP_AUX0_AUX_SW_CONTROL_BASE_IDX … macro
H A Ddcn_3_0_1_offset.h7573 #define mmDP_AUX0_AUX_SW_CONTROL_BASE_IDX … macro
H A Ddcn_1_0_offset.h7918 #define mmDP_AUX0_AUX_SW_CONTROL_BASE_IDX … macro
H A Ddcn_2_1_0_offset.h9464 #define mmDP_AUX0_AUX_SW_CONTROL_BASE_IDX … macro
H A Ddcn_3_0_2_offset.h9140 #define mmDP_AUX0_AUX_SW_CONTROL_BASE_IDX … macro
H A Ddcn_2_0_0_offset.h10517 #define mmDP_AUX0_AUX_SW_CONTROL_BASE_IDX … macro
H A Ddcn_3_0_0_offset.h10234 #define mmDP_AUX0_AUX_SW_CONTROL_BASE_IDX … macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_12_0_offset.h9803 #define mmDP_AUX0_AUX_SW_CONTROL_BASE_IDX … macro