Home
last modified time | relevance | path

Searched refs:mmDPP_TOP5_DPP_SOFT_RESET_BASE_IDX (Results 1 – 2 of 2) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_2_0_0_offset.h15477 #define mmDPP_TOP5_DPP_SOFT_RESET_BASE_IDX … macro
H A Ddcn_3_0_0_offset.h7296 #define mmDPP_TOP5_DPP_SOFT_RESET_BASE_IDX … macro