Home
last modified time | relevance | path

Searched refs:mmDIG0_HDMI_GC_BASE_IDX (Results 1 – 9 of 9) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_2_0_3_offset.h5323 #define mmDIG0_HDMI_GC_BASE_IDX … macro
H A Ddcn_3_0_3_offset.h4876 #define mmDIG0_HDMI_GC_BASE_IDX … macro
H A Ddcn_3_0_1_offset.h7849 #define mmDIG0_HDMI_GC_BASE_IDX … macro
H A Ddcn_1_0_offset.h8214 #define mmDIG0_HDMI_GC_BASE_IDX … macro
H A Ddcn_2_1_0_offset.h9708 #define mmDIG0_HDMI_GC_BASE_IDX … macro
H A Ddcn_3_0_2_offset.h9458 #define mmDIG0_HDMI_GC_BASE_IDX … macro
H A Ddcn_2_0_0_offset.h10803 #define mmDIG0_HDMI_GC_BASE_IDX … macro
H A Ddcn_3_0_0_offset.h10594 #define mmDIG0_HDMI_GC_BASE_IDX … macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_12_0_offset.h10061 #define mmDIG0_HDMI_GC_BASE_IDX … macro