Home
last modified time | relevance | path

Searched refs:mmDC_PERFMON3_PERFCOUNTER_CNTL2_BASE_IDX (Results 1 – 8 of 8) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_0_3_offset.h1066 #define mmDC_PERFMON3_PERFCOUNTER_CNTL2_BASE_IDX macro
H A Ddcn_3_0_1_offset.h1175 #define mmDC_PERFMON3_PERFCOUNTER_CNTL2_BASE_IDX macro
H A Ddcn_2_1_0_offset.h933 #define mmDC_PERFMON3_PERFCOUNTER_CNTL2_BASE_IDX macro
H A Ddcn_1_0_offset.h1249 #define mmDC_PERFMON3_PERFCOUNTER_CNTL2_BASE_IDX macro
H A Ddcn_3_0_2_offset.h1147 #define mmDC_PERFMON3_PERFCOUNTER_CNTL2_BASE_IDX macro
H A Ddcn_2_0_0_offset.h971 #define mmDC_PERFMON3_PERFCOUNTER_CNTL2_BASE_IDX macro
H A Ddcn_3_0_0_offset.h1161 #define mmDC_PERFMON3_PERFCOUNTER_CNTL2_BASE_IDX macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_12_0_offset.h3929 #define mmDC_PERFMON3_PERFCOUNTER_CNTL2_BASE_IDX macro