Home
last modified time | relevance | path

Searched refs:mmDC_I2C_SW_STATUS_BASE_IDX (Results 1 – 9 of 9) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_2_0_3_offset.h5118 #define mmDC_I2C_SW_STATUS_BASE_IDX … macro
H A Ddcn_3_0_3_offset.h4558 #define mmDC_I2C_SW_STATUS_BASE_IDX … macro
H A Ddcn_3_0_1_offset.h7407 #define mmDC_I2C_SW_STATUS_BASE_IDX … macro
H A Ddcn_1_0_offset.h7674 #define mmDC_I2C_SW_STATUS_BASE_IDX … macro
H A Ddcn_2_1_0_offset.h9268 #define mmDC_I2C_SW_STATUS_BASE_IDX … macro
H A Ddcn_3_0_2_offset.h8954 #define mmDC_I2C_SW_STATUS_BASE_IDX … macro
H A Ddcn_2_0_0_offset.h10299 #define mmDC_I2C_SW_STATUS_BASE_IDX … macro
H A Ddcn_3_0_0_offset.h10028 #define mmDC_I2C_SW_STATUS_BASE_IDX … macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_12_0_offset.h1643 #define mmDC_I2C_SW_STATUS_BASE_IDX … macro