Home
last modified time | relevance | path

Searched refs:mmDCORE0_SYNC_MNGR_GLBL_LBW_DATA_0 (Results 1 – 2 of 2) sorted by relevance

/openbmc/linux/drivers/accel/habanalabs/include/gaudi2/asic_reg/
H A Ddcore0_sync_mngr_glbl_regs.h947 #define mmDCORE0_SYNC_MNGR_GLBL_LBW_DATA_0 0x411E750 macro
/openbmc/linux/drivers/accel/habanalabs/gaudi2/
H A Dgaudi2.c5239 WREG32(mmDCORE0_SYNC_MNGR_GLBL_LBW_DATA_0, GAUDI2_IRQ_NUM_COMPLETION); in gaudi2_init_sm()
10133 cq_lbw_data_addr = mmDCORE0_SYNC_MNGR_GLBL_LBW_DATA_0 + offset; in gaudi2_restore_user_sm_registers()
10150 cq_lbw_data_addr = mmDCORE0_SYNC_MNGR_GLBL_LBW_DATA_0 + DCORE_OFFSET; in gaudi2_restore_user_sm_registers()