Home
last modified time | relevance | path

Searched refs:mmDCORE0_HMMU0_MMU_INTERRUPT_CLR (Results 1 – 2 of 2) sorted by relevance

/openbmc/linux/drivers/accel/habanalabs/include/gaudi2/asic_reg/
H A Ddcore0_hmmu0_mmu_regs.h53 #define mmDCORE0_HMMU0_MMU_INTERRUPT_CLR 0x4080048 macro
H A Dgaudi2_regs.h297 #define MMU_INTERRUPT_CLR_OFFSET MMU_OFFSET(mmDCORE0_HMMU0_MMU_INTERRUPT_CLR)