Home
last modified time | relevance | path

Searched refs:mmDCCG_GTC_CNTL_BASE_IDX (Results 1 – 9 of 9) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_2_0_3_offset.h55 #define mmDCCG_GTC_CNTL_BASE_IDX … macro
H A Ddcn_3_0_3_offset.h144 #define mmDCCG_GTC_CNTL_BASE_IDX … macro
H A Ddcn_3_0_1_offset.h231 #define mmDCCG_GTC_CNTL_BASE_IDX … macro
H A Ddcn_1_0_offset.h517 #define mmDCCG_GTC_CNTL_BASE_IDX … macro
H A Ddcn_2_1_0_offset.h185 #define mmDCCG_GTC_CNTL_BASE_IDX … macro
H A Ddcn_3_0_2_offset.h169 #define mmDCCG_GTC_CNTL_BASE_IDX … macro
H A Ddcn_2_0_0_offset.h171 #define mmDCCG_GTC_CNTL_BASE_IDX … macro
H A Ddcn_3_0_0_offset.h153 #define mmDCCG_GTC_CNTL_BASE_IDX … macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_12_0_offset.h709 #define mmDCCG_GTC_CNTL_BASE_IDX … macro