Home
last modified time | relevance | path

Searched refs:mmDCCG_DISP_CNTL_REG_BASE_IDX (Results 1 – 9 of 9) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_2_0_3_offset.h87 #define mmDCCG_DISP_CNTL_REG_BASE_IDX … macro
H A Ddcn_3_0_3_offset.h178 #define mmDCCG_DISP_CNTL_REG_BASE_IDX … macro
H A Ddcn_3_0_1_offset.h267 #define mmDCCG_DISP_CNTL_REG_BASE_IDX … macro
H A Ddcn_1_0_offset.h571 #define mmDCCG_DISP_CNTL_REG_BASE_IDX … macro
H A Ddcn_2_1_0_offset.h221 #define mmDCCG_DISP_CNTL_REG_BASE_IDX … macro
H A Ddcn_3_0_2_offset.h205 #define mmDCCG_DISP_CNTL_REG_BASE_IDX … macro
H A Ddcn_2_0_0_offset.h209 #define mmDCCG_DISP_CNTL_REG_BASE_IDX … macro
H A Ddcn_3_0_0_offset.h191 #define mmDCCG_DISP_CNTL_REG_BASE_IDX … macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_12_0_offset.h771 #define mmDCCG_DISP_CNTL_REG_BASE_IDX … macro