Home
last modified time | relevance | path

Searched refs:mmD3VGA_CONTROL_BASE_IDX (Results 1 – 8 of 8) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_0_3_offset.h104 #define mmD3VGA_CONTROL_BASE_IDX … macro
H A Ddcn_3_0_1_offset.h187 #define mmD3VGA_CONTROL_BASE_IDX … macro
H A Ddcn_2_1_0_offset.h139 #define mmD3VGA_CONTROL_BASE_IDX … macro
H A Ddcn_1_0_offset.h451 #define mmD3VGA_CONTROL_BASE_IDX … macro
H A Ddcn_3_0_2_offset.h119 #define mmD3VGA_CONTROL_BASE_IDX … macro
H A Ddcn_2_0_0_offset.h119 #define mmD3VGA_CONTROL_BASE_IDX … macro
H A Ddcn_3_0_0_offset.h101 #define mmD3VGA_CONTROL_BASE_IDX … macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_12_0_offset.h641 #define mmD3VGA_CONTROL_BASE_IDX … macro