Searched refs:mmCP_RB_WPTR_POLL_ADDR_HI (Results 1 – 13 of 13) sorted by relevance
| /openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gca/ |
| H A D | gfx_6_0_d.h | 522 #define mmCP_RB_WPTR_POLL_ADDR_HI 0x3047 macro
|
| H A D | gfx_7_2_d.h | 219 #define mmCP_RB_WPTR_POLL_ADDR_HI 0x3047 macro
|
| H A D | gfx_7_0_d.h | 219 #define mmCP_RB_WPTR_POLL_ADDR_HI 0x3047 macro
|
| H A D | gfx_8_0_d.h | 243 #define mmCP_RB_WPTR_POLL_ADDR_HI 0x3047 macro
|
| H A D | gfx_8_1_d.h | 244 #define mmCP_RB_WPTR_POLL_ADDR_HI 0x3047 macro
|
| /openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gc/ |
| H A D | gc_9_0_offset.h | 2386 #define mmCP_RB_WPTR_POLL_ADDR_HI … macro
|
| H A D | gc_9_2_1_offset.h | 2601 #define mmCP_RB_WPTR_POLL_ADDR_HI … macro
|
| H A D | gc_9_1_offset.h | 2663 #define mmCP_RB_WPTR_POLL_ADDR_HI … macro
|
| H A D | gc_10_1_0_offset.h | 5031 #define mmCP_RB_WPTR_POLL_ADDR_HI … macro
|
| H A D | gc_10_3_0_offset.h | 4690 #define mmCP_RB_WPTR_POLL_ADDR_HI … macro
|
| /openbmc/linux/drivers/gpu/drm/amd/amdgpu/ |
| H A D | gfx_v10_0.c | 6123 WREG32_SOC15(GC, 0, mmCP_RB_WPTR_POLL_ADDR_HI, in gfx_v10_0_cp_gfx_resume()
6160 WREG32_SOC15(GC, 0, mmCP_RB_WPTR_POLL_ADDR_HI, in gfx_v10_0_cp_gfx_resume()
|
| H A D | gfx_v8_0.c | 4274 WREG32(mmCP_RB_WPTR_POLL_ADDR_HI, upper_32_bits(wptr_gpu_addr)); in gfx_v8_0_cp_gfx_resume()
|
| H A D | gfx_v9_0.c | 3132 WREG32_SOC15(GC, 0, mmCP_RB_WPTR_POLL_ADDR_HI, upper_32_bits(wptr_gpu_addr)); in gfx_v9_0_cp_gfx_resume()
|