Home
last modified time | relevance | path

Searched refs:mmCNVC_CFG0_PRE_CSC_C31_C32 (Results 1 – 4 of 4) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_0_3_offset.h2507 #define mmCNVC_CFG0_PRE_CSC_C31_C32 … macro
H A Ddcn_3_0_1_offset.h3318 #define mmCNVC_CFG0_PRE_CSC_C31_C32 … macro
H A Ddcn_3_0_2_offset.h3863 #define mmCNVC_CFG0_PRE_CSC_C31_C32 … macro
H A Ddcn_3_0_0_offset.h3910 #define mmCNVC_CFG0_PRE_CSC_C31_C32 … macro