Home
last modified time | relevance | path

Searched refs:mmCM1_CM_MEM_PWR_STATUS_BASE_IDX (Results 1 – 8 of 8) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_2_0_3_offset.h2328 #define mmCM1_CM_MEM_PWR_STATUS_BASE_IDX … macro
H A Ddcn_3_0_3_offset.h3664 #define mmCM1_CM_MEM_PWR_STATUS_BASE_IDX … macro
H A Ddcn_3_0_1_offset.h4479 #define mmCM1_CM_MEM_PWR_STATUS_BASE_IDX … macro
H A Ddcn_1_0_offset.h4381 #define mmCM1_CM_MEM_PWR_STATUS_BASE_IDX … macro
H A Ddcn_2_1_0_offset.h4283 #define mmCM1_CM_MEM_PWR_STATUS_BASE_IDX … macro
H A Ddcn_3_0_2_offset.h5020 #define mmCM1_CM_MEM_PWR_STATUS_BASE_IDX … macro
H A Ddcn_2_0_0_offset.h5221 #define mmCM1_CM_MEM_PWR_STATUS_BASE_IDX … macro
H A Ddcn_3_0_0_offset.h5067 #define mmCM1_CM_MEM_PWR_STATUS_BASE_IDX … macro