Home
last modified time | relevance | path

Searched refs:mmCB_COLOR5_DCC_CONTROL_BASE_IDX (Results 1 – 5 of 5) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_offset.h4454 #define mmCB_COLOR5_DCC_CONTROL_BASE_IDX … macro
H A Dgc_9_1_offset.h4684 #define mmCB_COLOR5_DCC_CONTROL_BASE_IDX … macro
H A Dgc_9_2_1_offset.h4640 #define mmCB_COLOR5_DCC_CONTROL_BASE_IDX … macro
H A Dgc_10_1_0_offset.h6840 #define mmCB_COLOR5_DCC_CONTROL_BASE_IDX … macro
H A Dgc_10_3_0_offset.h6471 #define mmCB_COLOR5_DCC_CONTROL_BASE_IDX … macro