Home
last modified time | relevance | path

Searched refs:mmAZALIA_SOCCLK_CONTROL_BASE_IDX (Results 1 – 9 of 9) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_2_0_3_offset.h208 #define mmAZALIA_SOCCLK_CONTROL_BASE_IDX … macro
H A Ddcn_3_0_3_offset.h1156 #define mmAZALIA_SOCCLK_CONTROL_BASE_IDX … macro
H A Ddcn_3_0_1_offset.h1357 #define mmAZALIA_SOCCLK_CONTROL_BASE_IDX … macro
H A Ddcn_1_0_offset.h1797 #define mmAZALIA_SOCCLK_CONTROL_BASE_IDX … macro
H A Ddcn_2_1_0_offset.h1403 #define mmAZALIA_SOCCLK_CONTROL_BASE_IDX … macro
H A Ddcn_3_0_2_offset.h1329 #define mmAZALIA_SOCCLK_CONTROL_BASE_IDX … macro
H A Ddcn_2_0_0_offset.h1441 #define mmAZALIA_SOCCLK_CONTROL_BASE_IDX … macro
H A Ddcn_3_0_0_offset.h1343 #define mmAZALIA_SOCCLK_CONTROL_BASE_IDX … macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_12_0_offset.h1475 #define mmAZALIA_SOCCLK_CONTROL_BASE_IDX … macro