Home
last modified time | relevance | path

Searched refs:mmAZALIA_MEM_PWR_STATUS_BASE_IDX (Results 1 – 9 of 9) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_2_0_3_offset.h254 #define mmAZALIA_MEM_PWR_STATUS_BASE_IDX … macro
H A Ddcn_3_0_3_offset.h1222 #define mmAZALIA_MEM_PWR_STATUS_BASE_IDX … macro
H A Ddcn_3_0_1_offset.h1423 #define mmAZALIA_MEM_PWR_STATUS_BASE_IDX … macro
H A Ddcn_1_0_offset.h1863 #define mmAZALIA_MEM_PWR_STATUS_BASE_IDX … macro
H A Ddcn_2_1_0_offset.h1469 #define mmAZALIA_MEM_PWR_STATUS_BASE_IDX … macro
H A Ddcn_3_0_2_offset.h1395 #define mmAZALIA_MEM_PWR_STATUS_BASE_IDX … macro
H A Ddcn_2_0_0_offset.h1507 #define mmAZALIA_MEM_PWR_STATUS_BASE_IDX … macro
H A Ddcn_3_0_0_offset.h1409 #define mmAZALIA_MEM_PWR_STATUS_BASE_IDX … macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_12_0_offset.h1541 #define mmAZALIA_MEM_PWR_STATUS_BASE_IDX … macro