Home
last modified time | relevance | path

Searched refs:mmAZALIA_MEM_PWR_CTRL_BASE_IDX (Results 1 – 9 of 9) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_2_0_3_offset.h252 #define mmAZALIA_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_3_0_3_offset.h1220 #define mmAZALIA_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_3_0_1_offset.h1421 #define mmAZALIA_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_2_1_0_offset.h1467 #define mmAZALIA_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_1_0_offset.h1861 #define mmAZALIA_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_3_0_2_offset.h1393 #define mmAZALIA_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_2_0_0_offset.h1505 #define mmAZALIA_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_3_0_0_offset.h1407 #define mmAZALIA_MEM_PWR_CTRL_BASE_IDX … macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_12_0_offset.h1539 #define mmAZALIA_MEM_PWR_CTRL_BASE_IDX … macro