Home
last modified time | relevance | path

Searched refs:mmAZALIA_CORB_DMA_CONTROL_BASE_IDX (Results 1 – 9 of 9) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_2_0_3_offset.h218 #define mmAZALIA_CORB_DMA_CONTROL_BASE_IDX macro
H A Ddcn_3_0_3_offset.h1166 #define mmAZALIA_CORB_DMA_CONTROL_BASE_IDX macro
H A Ddcn_3_0_1_offset.h1367 #define mmAZALIA_CORB_DMA_CONTROL_BASE_IDX macro
H A Ddcn_1_0_offset.h1807 #define mmAZALIA_CORB_DMA_CONTROL_BASE_IDX macro
H A Ddcn_2_1_0_offset.h1413 #define mmAZALIA_CORB_DMA_CONTROL_BASE_IDX macro
H A Ddcn_3_0_2_offset.h1339 #define mmAZALIA_CORB_DMA_CONTROL_BASE_IDX macro
H A Ddcn_2_0_0_offset.h1451 #define mmAZALIA_CORB_DMA_CONTROL_BASE_IDX macro
H A Ddcn_3_0_0_offset.h1353 #define mmAZALIA_CORB_DMA_CONTROL_BASE_IDX macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_12_0_offset.h1485 #define mmAZALIA_CORB_DMA_CONTROL_BASE_IDX macro