Home
last modified time | relevance | path

Searched refs:mmALPHA_CONTROL (Results 1 – 7 of 7) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/amdgpu/
H A Ddce_v10_0.c2183 tmp = RREG32(mmALPHA_CONTROL + amdgpu_crtc->crtc_offset); in dce_v10_0_crtc_load_lut()
2185 WREG32(mmALPHA_CONTROL + amdgpu_crtc->crtc_offset, tmp); in dce_v10_0_crtc_load_lut()
H A Ddce_v11_0.c2224 tmp = RREG32(mmALPHA_CONTROL + amdgpu_crtc->crtc_offset); in dce_v11_0_crtc_load_lut()
2226 WREG32(mmALPHA_CONTROL + amdgpu_crtc->crtc_offset, tmp); in dce_v11_0_crtc_load_lut()
H A Ddce_v8_0.c2078 WREG32(mmALPHA_CONTROL + amdgpu_crtc->crtc_offset, in dce_v8_0_crtc_load_lut()
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_8_0_d.h2795 #define mmALPHA_CONTROL 0x1abc macro
H A Ddce_10_0_d.h3574 #define mmALPHA_CONTROL 0x1abc macro
H A Ddce_11_0_d.h3335 #define mmALPHA_CONTROL 0x1abc macro
H A Ddce_11_2_d.h4566 #define mmALPHA_CONTROL 0x1abc macro