Home
last modified time | relevance | path

Searched refs:misa_ext (Results 1 – 10 of 10) sorted by relevance

/openbmc/qemu/target/riscv/
H A Dgdbstub.c112 if (env->misa_ext & RVD) { in riscv_gdb_get_fpu()
115 if (env->misa_ext & RVF) { in riscv_gdb_get_fpu()
315 if (env->misa_ext & RVD) { in riscv_cpu_register_gdb_regs_for_features()
318 } else if (env->misa_ext & RVF) { in riscv_cpu_register_gdb_regs_for_features()
322 if (env->misa_ext & RVV) { in riscv_cpu_register_gdb_regs_for_features()
H A Dtranslate.c68 uint32_t misa_ext; member
122 return ctx->misa_ext & ext; in has_ext()
1180 ctx->misa_ext = env->misa_ext; in riscv_tr_init_disas_context()
H A Dcpu.h173 uint32_t misa_ext; /* current extensions */ member
457 return (env->misa_ext & ext) != 0; in riscv_has_ext()
H A Dmachine.c374 VMSTATE_UINT32(env.misa_ext, RISCVCPU),
H A Dcsr.c1391 *val = int128_make128(env->misa_ext, (uint64_t)MXL_RV128 << 62); in read_misa_i128()
1413 *val = misa | env->misa_ext; in read_misa()
1421 uint32_t orig_misa_ext = env->misa_ext; in write_misa()
1447 if (val == env->misa_ext) { in write_misa()
1451 env->misa_ext = val; in write_misa()
1457 env->misa_ext, orig_misa_ext); in write_misa()
1459 env->misa_ext = orig_misa_ext; in write_misa()
1464 if (!(env->misa_ext & RVF)) { in write_misa()
H A Dcpu.c280 env->misa_ext_mask = env->misa_ext = ext; in riscv_cpu_set_misa()
1727 if (cpu->env.misa_ext & RV(riscv_single_letter_exts[i])) { in riscv_isa_string()
/openbmc/qemu/target/riscv/tcg/
H A Dtcg-cpu.c308 env->misa_ext |= RVI | RVM | RVA | RVF | RVD; in riscv_cpu_validate_set_extensions()
741 prev_val = env->misa_ext & misa_bit; in cpu_set_misa_ext_cfg()
755 env->misa_ext |= misa_bit; in cpu_set_misa_ext_cfg()
758 env->misa_ext &= ~misa_bit; in cpu_set_misa_ext_cfg()
772 value = env->misa_ext & misa_bit; in cpu_get_misa_ext_cfg()
968 riscv_cpu_set_misa(env, env->misa_mxl, env->misa_ext | RVG | RVJ | RVV); in riscv_init_max_cpu_extensions()
/openbmc/qemu/linux-user/riscv/
H A Dcpu_loop.c107 if ((env->misa_ext & RVE) && !(env->elf_flags & EF_RISCV_RVE)) { in target_cpu_copy_regs()
/openbmc/qemu/target/riscv/kvm/
H A Dkvm-cpu.c220 env->misa_ext &= ~misa_bit; in kvm_riscv_update_cpu_misa_ext()
793 env->misa_ext = env->misa_ext_mask; in kvm_riscv_init_misa_ext_mask()
/openbmc/qemu/linux-user/
H A Delfload.c1930 return cpu->env.misa_ext & mask; in get_elf_hwcap()