Home
last modified time | relevance | path

Searched refs:mie (Results 1 – 7 of 7) sorted by relevance

/openbmc/openbmc/poky/meta/recipes-kernel/lttng/lttng-tools/
H A D0001-compat-Define-off64_t-as-off_t-on-linux.patch24 Signed-off-by: Jérémie Galarneau <jeremie.galarneau@efficios.com>
H A D0001-tests-add-check_skip_kernel_test-to-check-root-user-.patch34 Signed-off-by: Jérémie Galarneau <jeremie.galarneau@efficios.com>
/openbmc/qemu/target/riscv/
H A Dcpu_helper.c432 return (env->mip | vsgein | vstip) & env->mie; in riscv_cpu_all_pending()
470 uint64_t irqs, pending, mie, hsie, vsie, irqs_f, irqs_f_vs; in riscv_cpu_local_irq_pending() local
488 mie = 1; in riscv_cpu_local_irq_pending()
493 mie = (env->priv < PRV_M) || in riscv_cpu_local_irq_pending()
504 irqs = pending & ~env->mideleg & -mie; in riscv_cpu_local_irq_pending()
H A Dmachine.c433 VMSTATE_UINT64(env.mie, RISCVCPU),
H A Dcpu.h301 uint64_t mie; member
H A Dcsr.c2257 *ret_val = env->mie; in rmw_mie64()
2260 env->mie = (env->mie & ~mask) | (new_val & mask); in rmw_mie64()
2263 env->mie &= ~((uint64_t)HS_MODE_INTERRUPTS); in rmw_mie64()
4456 vseip = env->mie & (env->mip | vsgein) & MIP_VSEIP; in read_vstopi()
/openbmc/qemu/target/riscv/kvm/
H A Dkvm-cpu.c246 KVM_CSR_CFG("sie", mie, RISCV_CSR_REG(sie)),
697 env->mie = 0; in kvm_riscv_reset_regs_csr()