Home
last modified time | relevance | path

Searched refs:max_clk_data (Results 1 – 3 of 3) sorted by relevance

/openbmc/linux/drivers/clk/
H A Dclk-max77686.c50 struct max77686_clk_init_data *max_clk_data; member
158 return &drv_data->max_clk_data[idx].hw; in of_clk_max77686_get()
206 sizeof(*drv_data->max_clk_data), in max77686_clk_probe()
208 if (!drv_data->max_clk_data) in max77686_clk_probe()
212 struct max77686_clk_init_data *max_clk_data; in max77686_clk_probe() local
215 max_clk_data = &drv_data->max_clk_data[i]; in max77686_clk_probe()
217 max_clk_data->regmap = regmap; in max77686_clk_probe()
218 max_clk_data->clk_info = &hw_clks[i]; in max77686_clk_probe()
226 max_clk_data->clk_idata.name = clk_name; in max77686_clk_probe()
230 max_clk_data->hw.init = &max_clk_data->clk_idata; in max77686_clk_probe()
[all …]
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dml/dcn321/
H A Ddcn321_fpu.c410 if (!max_clk_data.dcfclk_mhz || !max_clk_data.dispclk_mhz || !max_clk_data.dtbclk_mhz) in build_synthetic_soc_states()
413 if (max_clk_data.dppclk_mhz == 0) in build_synthetic_soc_states()
414 max_clk_data.dppclk_mhz = max_clk_data.dispclk_mhz; in build_synthetic_soc_states()
416 if (max_clk_data.fclk_mhz == 0) in build_synthetic_soc_states()
417 max_clk_data.fclk_mhz = max_clk_data.dcfclk_mhz * in build_synthetic_soc_states()
421 if (max_clk_data.phyclk_mhz == 0) in build_synthetic_soc_states()
425 entry.dispclk_mhz = max_clk_data.dispclk_mhz; in build_synthetic_soc_states()
427 entry.dppclk_mhz = max_clk_data.dppclk_mhz; in build_synthetic_soc_states()
428 entry.dtbclk_mhz = max_clk_data.dtbclk_mhz; in build_synthetic_soc_states()
429 entry.phyclk_mhz = max_clk_data.phyclk_mhz; in build_synthetic_soc_states()
[all …]
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dml/dcn32/
H A Ddcn32_fpu.c2514 if (!max_clk_data.dcfclk_mhz || !max_clk_data.dispclk_mhz || !max_clk_data.dtbclk_mhz) in build_synthetic_soc_states()
2517 if (max_clk_data.dppclk_mhz == 0) in build_synthetic_soc_states()
2518 max_clk_data.dppclk_mhz = max_clk_data.dispclk_mhz; in build_synthetic_soc_states()
2520 if (max_clk_data.fclk_mhz == 0) in build_synthetic_soc_states()
2521 max_clk_data.fclk_mhz = max_clk_data.dcfclk_mhz * in build_synthetic_soc_states()
2525 if (max_clk_data.phyclk_mhz == 0) in build_synthetic_soc_states()
2529 entry.dispclk_mhz = max_clk_data.dispclk_mhz; in build_synthetic_soc_states()
2531 entry.dppclk_mhz = max_clk_data.dppclk_mhz; in build_synthetic_soc_states()
2532 entry.dtbclk_mhz = max_clk_data.dtbclk_mhz; in build_synthetic_soc_states()
2533 entry.phyclk_mhz = max_clk_data.phyclk_mhz; in build_synthetic_soc_states()
[all …]