Home
last modified time | relevance | path

Searched refs:lgm_set_clk_val (Results 1 – 3 of 3) sorted by relevance

/openbmc/linux/drivers/clk/x86/
H A Dclk-cgu.c30 lgm_set_clk_val(ctx->membase, list->div_off, list->div_shift, in lgm_clk_register_fixed()
60 lgm_set_clk_val(mux->membase, mux->reg, mux->shift, in lgm_clk_mux_set_parent()
117 lgm_set_clk_val(mux->membase, reg, shift, width, list->mux_val); in lgm_clk_register_mux()
157 lgm_set_clk_val(divider->membase, divider->reg, in lgm_clk_divider_set_rate()
168 lgm_set_clk_val(div->membase, div->reg, div->shift_gate, in lgm_clk_divider_enable_disable()
251 lgm_set_clk_val(ctx->membase, list->div_off, list->div_shift, in lgm_clk_register_fixed_factor()
263 lgm_set_clk_val(gate->membase, reg, gate->shift, 1, 1); in lgm_clk_gate_enable()
274 lgm_set_clk_val(gate->membase, reg, gate->shift, 1, 1); in lgm_clk_gate_disable()
330 lgm_set_clk_val(gate->membase, reg, shift, 1, list->gate_val); in lgm_clk_register_gate()
420 lgm_set_clk_val(ddiv->membase, ddiv->reg, ddiv->shift_gate, in lgm_clk_ddiv_enable()
[all …]
H A Dclk-cgu-pll.c71 lgm_set_clk_val(pll->membase, pll->reg, 0, 1, 1); in lgm_pll_enable()
83 lgm_set_clk_val(pll->membase, pll->reg, 0, 1, 0); in lgm_pll_disable()
H A Dclk-cgu.h300 static inline void lgm_set_clk_val(struct regmap *membase, u32 reg, in lgm_set_clk_val() function